

Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US05/024010

International filing date: 06 July 2005 (06.07.2005)

Document type: Certified copy of priority document


Document details: Country/Office: US
Number: 60/585,632
Filing date: 06 July 2004 (06.07.2004)

Date of receipt at the International Bureau: 21 November 2005 (21.11.2005)

Remark: Priority document submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b)



World Intellectual Property Organization (WIPO) - Geneva, Switzerland
Organisation Mondiale de la Propriété Intellectuelle (OMPI) - Genève, Suisse



THE UNITED STATES OF AMERICA

TO ALL TO WHOM THESE PRESENTS SHALL COME:

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

November 15, 2005

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/585,632

FILING DATE: *July 06, 2004*

RELATED PCT APPLICATION NUMBER: *PCT/US05/24010*

THE COUNTRY CODE AND NUMBER OF YOUR PRIORITY APPLICATION, TO BE USED FOR FILING ABROAD UNDER THE PARIS CONVENTION, IS *US60/585,632*



Certified by

Under Secretary of Commerce
for Intellectual Property
and Director of the United States
Patent and Trademark Office

18351 U.S. PTO
070604

PTO/SB/16 (04-04)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a **PROVISIONAL APPLICATION FOR PATENT** under 37 CFR 1.53(c).

Express Mail Label No. EV 509624130 US

2151 U.S. PTO
60485632

070604

INVENTOR(S)					
Given Name (first and middle [if any])		Family Name or Surname		Residence (City and either State or Foreign Country)	
Frank D. Steven E.		Strolli Turner		Hollis, NH Westbrook, ME	
Additional inventors are being named on the _____ 1 _____ separately numbered sheets attached hereto					
TITLE OF THE INVENTION (500 characters max)					
4-BIT ADDER ACCUMULATOR AT 41 GHz CLOCK FREQUENCY IN INP DHBT TECHNOLOGY					
Direct all correspondence to: CORRESPONDENCE ADDRESS					
<input checked="" type="checkbox"/> Customer Number: 22500					
OR					
<input type="checkbox"/> Firm or Individual Name _____					
Address _____					
Address _____					
City _____		State _____		Zip _____	
Country _____		Telephone _____		Fax _____	
ENCLOSED APPLICATION PARTS (check all that apply)					
<input checked="" type="checkbox"/> Specification Number of Pages <u>9</u>					
<input type="checkbox"/> CD(s), Number _____					
<input checked="" type="checkbox"/> Drawing(s) Number of Sheets <u>4</u>					
<input type="checkbox"/> Other (specify) _____					
<input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76					
METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT					
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.					
<input type="checkbox"/> A check or money order is enclosed to cover the filing fees.					
<input checked="" type="checkbox"/> The Director is hereby authorized to charge filing fees or credit any overpayment to Deposit Account Number: <u>190130</u>					
<input type="checkbox"/> Payment by credit card. Form PTO-2038 is attached.					
FILING FEE Amount (\$)					
<div style="border: 1px solid black; padding: 10px; display: inline-block;">160.00</div>					
The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.					
<input type="checkbox"/> No.					
<input checked="" type="checkbox"/> Yes, the name of the U.S. Government agency and the Government contract number are: <u>Army</u> <u>DAAD17-02-C-0115</u>					

Respectfully submitted,

[Page 1 of 2]

Date 7/6/04

SIGNATURE Daniel J. Long

REGISTRATION NO. 29,404

TYPED or PRINTED NAME DANIEL J. LONG

(if appropriate)

Docket Number: 20040085 PRO

TELEPHONE 603-885-2643

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PROVISIONAL APPLICATION COVER SHEET
Additional Page

PTO/SB/16 (04-04)
Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Docket Number 20040085 PRO

INVENTOR(S)/APPLICANT(S)		
Given Name (first and middle (if any))	Family or Surname	Residence (City and either State or Foreign Country)
Douglas S.	Jansen	Pelham, NH

[Page 2 of 2]

Number 2 of 2

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Stroili, et al.

Filed: Herein

Atty. Dkt. No: 20040085 PRO

For: 4-Bit Adder Accumulator At 41 GHz Clock Frequency In INP DHB Technology

CERTIFICATE OF MAILING 37 CFR 1.10: I certify that this correspondence is being deposited on the below date with the U.S. Postal Service with sufficient postage as EXPRESS MAIL addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date:

7-6-04

Gloria Abbasciano
Gloria Abbasciano

Dear Honorable Commissioner:

LETTER OF TRANSMITTAL

Submitted herewith is a Provisional Patent Application consisting of 1 of cover sheet, 9 pages of specification and claims, 4 sheets of drawings.

[X] Invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.

DEPOSIT ACCOUNT **190130** AUTHORIZATION – The Office is hereby authorized to charge the required fee, and any deficiency or credit any overpayment in the fees to the above deposit account, owned by BAE SYSTEMS Information and Electronic Systems Integration Inc.

Respectfully submitted,

Daniel J. Long

Daniel J. Long, Reg. No. 29,404

USPTO Customer No. 22500
BAE Systems
PO Box 868, NHQ01-719
Nashua, NH 03061-0868
Tel 603.885.2643
Fax 603.885.2167



4-BIT ADDER-ACCUMULATOR AT 41 GHZ CLOCK
FREQUENCY IN INP DHBT TECHNOLOGY

Statement of Government Interest

The invention described herein was made under Contract No. DAAD17-02-C-0115 with the Government of the United States of America and may be manufactured and used by and for the Government of the United States of America for Governmental purposes without the payment of any royalties thereon or therefor.

Background of the Invention

1. Field of the Invention

The present invention relates to direct digital synthesizers used in an indium phosphide (InP) heterojunction bipolar transistor (HBT) process. More particularly this invention relates to high speed accumulators for use in such direct digital synthesizers.

2. Brief Description of Prior Developments

High-speed accumulators are frequently used as a benchmark to demonstrate the intrinsic speed and the ability to yield moderately high device count circuits in InP double heterojunction bipolar transistor (DHBT) technology. The accumulator is of particular interest as a building block for direct digital synthesizers (DDS) as is disclosed in] A. Gutierrez-Aitken, J. Matsui, E. N. Kaneshiro, B. K. Oyama, D. Sawdai, A. K. Oki, and D. C. Streit, "Ultrahigh-speed direct digital synthesizer using InP DHBT technology," *IEEE J. Solid-State Circuits*, vol. 37, no. 2, pp. 1115–1119, Sept. 2002. In DDS systems, the frequency range and resolution is determined by the accumulator clock frequency and

data word width. In order to achieve both a high clock frequency and a wide data word width, a combination of modular design and pipelining C. G. Eckroot and S. I. Long, "A GaAs 4-bit adder-accumulator circuit for direct digital synthesis," *IEEE J. Solid-State Circuits*, vol. 23, no. 2, pp. 573–580, Apr. 1988. can be employed in an advanced III-V process.

Summary of Invention

The present invention is a 4-bit, 41 GHz clock frequency accumulator, fabricated in the Vitesse VIP-2 InP DHBT process as is disclosed in G. He, J. Howard, M. Le, P. Partyka, B. Li, G. Kim, R. Hess, R. Bryie, R. Lee, S. Rustomji, J. Pepper, M. Kail, M. Helix, R. Elder, D. Jansen, N. E. Harff, J. Prairie, and E. S. Daniel, "Self-aligned InP DHBT with f_t and f_{max} over 300 GHz in a new manufacturable technology," *IEEE Electron Device Letters*, 2004, submitted for publication, which has f_t and f_{max} both over 300 GHz.

Brief Description of the Drawings

The present invention is further described with reference to the accompanying drawings wherein:

Figure 1 is a schematic drawing showing a 2-bit adder comprised of sum and carry circuits;

Figure 2 is a schematic drawing showing a 4-bit adder-accumulator using pipelined 2-bit adders;

Figure 3 is a schematic drawing showing a single-level parallel-gated carry circuit with cascaded latch;

Figure 4 is a schematic drawing showing a single-level parallel-gated carry circuit with cascaded latch;

Figure 5 is a schematic drawing showing a functional schematic of the accumulator test circuit ;

Figure 6 is a schematic drawing showing an oscilloscope screen capture of the DAC output of 4-bit adder-accumulator test circuit with 41 GHz clock frequency and input increment of 7, with digital sequence labeled on waveform;

Figure 7 is a schematic drawing showing an oscilloscope screen capture of the DAC output of 4-bit adder-accumulator test circuit with 41 GHz clock frequency and input increment of 8 acting as a divide by two circuit with a 20.5 GHz output;

Figure 8 is a schematic drawing showing an oscilloscope screen capture of the carry test circuit output at 27.5 GHz with a 55 GHz clock frequency; and

Figure 9 is a schematic drawing showing a microphotograph of single-level parallel-gated carry test circuit.

Detailed Description of the Preferred Embodiment

A modular 2-bit adder (Fig. 1) forms the basis for the pipelined accumulator (Fig. 2). While a 4-bit accumulator is demonstrated, the 2-bit adder can be cascaded to an arbitrary $2N$ -bit width. This makes the adder-accumulator particularly useful in DDS applications where the larger bit width allows for greater DDS output resolution. Additionally, the pipelined structure of the adder-accumulator allows for the expansion to wider data words while preserving high clock frequency operation.

In the adder, the 2-bit sum and carry operations are:

$$C_1 = A_0 \cdot B_0 + A_0 \cdot C_0 + B_0 \cdot C_0 \quad (1)$$

$$C_2 = A_1 \cdot B_1 + A_1 \cdot C_1 + B_1 \cdot C_1 \quad (2)$$

$$S_0 = A_0 \oplus B_0 \oplus C_0 \quad (3)$$

$$S_1 = A_1 \oplus B_1 \oplus C_1 \quad (4)$$

The sum terms are implemented using a 4-level series gated arrangement T.

Mathew, S. Jaganathan, D. Scott, S. Krishnan, Y. Wei, M. Urtega, M. Rodwell, and S. Long, "2-bit adder carry and sum logic circuits clocking at 19 GHz clock frequency in transferred substrate HBT technology," in *Proc. IEEE International Conference on Indium Phosphide and Related Materials*, Nara, Japan, May 2001, pp. 505–508, T. Mathew, S. Jaganathan, D. Scott, S. Krishnan, Y. Wei, M. Urtega, M. J. W. Rodwell, and S. Long, "2-bit adder: carry and sum logic circuits at 19 GHz clock frequency in InAlAs/InGaAs HBT technology," *Electronics Letters*, vol. 37, no. 19, pp. 1156–1157, Sept. 2001. By merging the combinational logic functions with the latch operation, propagation delay is reduced. This allows for higher-speed operation at the expense of a larger supply voltage. The carry terms are implemented using a single-level parallel-gated logic structure with a cascaded latch (Fig. 3). This allows for a lower supply voltage than 4-level series-gated logic, while still operating at high clock frequencies.

The use of single-level parallel-gated logic is well suited for the carry terms since the carry operation essentially detects when two or three of the inputs are high. When all three of the inputs are either high or low, a full differential is seen across X_p and X_n , since all of the current is steered through one leg of the circuit. When one or two of the inputs are high, the differential across X_p and X_n is reduced, since 1/3 of the current is

steered through one leg of the circuit while $2/3$ of the current is steered through the other leg of the circuit (Fig. 4). Although this method has a reduced differential for some input states, the differential across X_p and X_n is sampled by the latch which generates a full differential for propagation to subsequent stages. The single-level parallel-gated carry circuit potentially provides a mechanism for overall power reduction. Currently, the sum circuit constrains the power supply from being lowered to take advantage of the carry design, since the sum circuit is a 4-level series gated design. In computer simulations with an alternative sum circuit using fewer voltage levels, one diode drop is removed from the supply voltage resulting in approximately 15% reduction in power.

II. TEST CIRCUITS

The adder-accumulator test circuit (Fig. 5) contains a 4-bit adder configured as an accumulator, followed by a 4-bit digital to analog converter (DAC). The design allows for any 4-bit increment (0 through 15) to be input into the accumulator. Since the accumulator has four high-frequency outputs, the on-chip 4-bit DAC is used to generate the test chip output. The DAC output preserves all of the information for determining proper operation in a single high frequency analog output, which can be observed on a sampling oscilloscope. Also demonstrated is a carry test circuit. This circuit is configured with a logic high on the 'A' input, a logic low on the 'B' input, and with the carry output inverted and fed back into the 'C' input. Since the 'A' input is high and the 'B' input is low, the carry circuit tracks the 'C' input. The inversion of the carry output into the 'C' input results in a divide by two circuit.

III. MEASUREMENT RESULTS

The test circuits were tested on wafer using a probe station and high-frequency probes. The output waveforms were measured with a high-frequency sampling oscilloscope.

Two examples of adder-accumulator output sequences are shown. In the first example, an input increment of 7 is used to create the digital sequence of 15, 6, 13, 4, . . . In this configuration, the 16 discrete DAC output voltage levels are clearly illustrated (Fig. 6), while operating with a clock frequency of 41 GHz. In the second example, the adder-accumulator is configured as a divide by two circuit (Fig. 7). By using an input increment of 8, the most significant bit of the 4-bit digital value changes every clock cycle, creating a 20.5 GHz output signal from a 41 GHz clock frequency. The carry test circuit yielded a maximum output frequency of 27.5 GHz with a clock frequency of 55 GHz (Fig. 8).

IV. CONCLUSION

We realized a 4-bit adder-accumulator test circuit in InP DHBT technology with a maximum clock frequency of 41 GHz. We also realized a carry test circuit (Fig. 9) with Fig. 9. Microphotograph of single-level parallel-gated carry test circuit. Fig. 10. Microphotograph of 4-bit adder-accumulator test circuit. 150 transistors operating at a maximum frequency of 55 GHz. The adder-accumulator test circuit has 624 transistors in an area of $1725 \mu\text{m} \times 1025 \mu\text{m}$ (Fig. 10). Overall, the adder-accumulator test circuit consumes 4.1 W of power, while a single 2-bit adder structure is estimated to consume 0.9 W.

The adder-accumulator is modular and pipelined, allowing for expansion to wider data words, while preserving high clock frequency operation. The adder-accumulator also employs a single-level parallel-gated carry circuit. This allows for operation at high clock frequencies while taking a step towards reduced power consumption.

While the present invention has been described in connection with the preferred embodiments of the various figures, it is to be understood that other similar embodiments may be used or modifications and additions may be made to the described embodiment for performing the same function of the present invention without deviating therefrom. Therefore, the present invention should not be limited to any single embodiment, but rather construed in breadth and scope in accordance with the recitation of the appended claims.

Claims

What is claimed is:

1. A method for operating a high-speed 4-bit accumulator in an indium phosphide (InP) heterojunction bipolar transistor (HBT) process, wherein the improvement comprises using 624 transistors while maintaining a 41 GHz operating frequency, whereby high clock rates are obtained by combining the logic functions into pipelined latches.

Abstract

A 41 GHz 4-bit adder-accumulator test circuit implemented in InP double heterojunction bipolar transistor (DHBT) technology using 624 transistors is disclosed. High clock rates are obtained by combining the logic functions into pipelined latches. The adder-accumulator contains a single-level parallel-gated carry circuit that is used as a step towards reduced power consumption. The carry circuit has a maximum clock frequency of 55 GHz. The accumulator architecture employs modular, pipelined 2-bit adders and is cascadable to 2N-bits. The test circuit includes a 4-bit digital to analog converter (DAC) that facilitates demonstration of high-speed operation.

Drawings




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8

BEST AVAILABLE COPY




Figure 9